



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 4 : H01L 21/306	A1	(11) International Publication Number: WO 88/ 05600 (43) International Publication Date: 28 July 1988 (28.07.88)
<p>(21) International Application Number: PCT/US88/00241</p> <p>(22) International Filing Date: 26 January 1988 (26.01.88)</p> <p>(31) Priority Application Numbers: 007,312 147,892</p> <p>(32) Priority Dates: 27 January 1987 (27.01.87) 25 January 1988 (25.01.88)</p> <p>(33) Priority Country: US</p> <p>(71) Applicant: ADVANCED MICRO DEVICES, INC. [US/US]; 901 Thompson Place, P.O. Box 3453, Sunnyvale, CA 94088 (US).</p> <p>(72) Inventor: SHIOTA, Philip, S.; 14270 Old Wood Road, Saratoga, CA 95070 (US).</p> <p>(74) Agent: CASERZA, Steven, F.; Leydig, Voit & Mayer, 350 Cambridge Avenue, Suite 200, Palo Alto, CA 94306 (US).</p>		<p>(81) Designated States: AT (European patent), BE (European patent), CH (European patent), DE (European patent), FR (European patent), GB (European patent), IT (European patent), JP, LU (European patent), NL (European patent), SE (European patent).</p> <p>Published <i>With international search report. Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.</i></p>
<p>(54) Title: PROCESS FOR PRODUCING THIN SINGLE CRYSTAL SILICON ISLANDS ON INSULATOR</p> <div data-bbox="584 1407 1299 1606"></div>		
<p>(57) Abstract</p> <p>A semiconductor fabrication process uses an epitaxial layer (21) as an etch stop in a plasma etch process. In one embodiment, mechanical stops and an epitaxial layer are used in combination for stopping precisely at a desired end point.</p>		

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT Austria
AU Australia
BB Barbados
BE Belgium
BG Bulgaria
BJ Benin
BR Brazil
CF Central African Republic
CG Congo
CH Switzerland
CM Cameroon
DE Germany, Federal Republic of
DK Denmark
FI Finland

FR France
GA Gabon
GB United Kingdom
HU Hungary
IT Italy
JP Japan
KP Democratic People's Republic
of Korea
KR Republic of Korea
LI Liechtenstein
LK Sri Lanka
LU Luxembourg
MC Monaco
MG Madagascar

ML Mali
MR Mauritania
MW Malawi
NL Netherlands
NO Norway
RO Romania
SD Sudan
SE Sweden
SN Senegal
SU Soviet Union
TD Chad
TG Togo
US United States of America

5 PROCESS FOR PRODUCING THIN SINGLE
CRYSTAL SILICON ISLANDS ON INSULATOR

CROSS-REFERENCE TO RELATED APPLICATION

 This patent application is a continuation-in-
part of U.S. Application Serial No. 007,312 filed
10 January 27, 1987.

BACKGROUND OF THE INVENTION

 This invention relates to the manufacture of
integrated circuits and specifically the process of
15 fabricating discrete semiconductor islands in a sub-
strate which are electrically isolated from each other.

Description of the Prior Art

 During the manufacture of integrated circuits,
20 the semiconductor elements are usually isolated from
each other by a process known as "junction isola-
tion". This junction isolation is used in both MOS and
bipolar circuits to electrically isolate circuit ele-
ments. Under normal applications, junction isolation
25 is usually an acceptable means to obtain circuit isola-
tion. However, under adverse conditions such as in a
radiation environment or under extreme high voltages,
junction isolation is not effective and leads to cir-
cuit failure.

30 There are integrated circuits produced by
separating circuit elements with vertical dielectric
layers. An additional horizontal dielectric layer
under the elements leads to a dielectrically isolated
semiconductor region. The technology for producing
35 prior art dielectrically isolated layers on insulating
substrates requires extreme dimensional controls which
results in dielectrically isolated single crystal

islands of about 15 micrometers thickness with a tolerance of ± 5 micrometers. Integral to the prior art dielectric process is a costly polycrystalline silicon deposition. This process is usually a high temperature
5 step at about 1250°C for 6 hours. This high temperature step precludes the inclusion of any junction in the original semiconductor structure without allowing for substantial junction diffusions. This process also consumes large amounts of expensive chemicals for the
10 deposition of large thicknesses of polycrystalline silicon.

Additionally, as shown in Fig. 1a, it is typically required that trenches be formed in substrate 42 and oxide 41 prior to formation of polycrystalline
15 silicon 40. Following a backlap operation which roughly removes portions of substrate 42, oxide 41 serves as a stop during a chemical mechanical polish removal of the remaining undesired portions of substrate 42. Typically, approximately 50% to 70% of the
20 wafer surface area at stop line 45a is oxide 41. This, of course, is undesirable since it significantly reduces the area available for the formation of active devices. Furthermore, great skill and good machine control is required to polish to the above toler-
25 ances. Because there is a finite practical mechanical tolerance for parallelism, the largest wafers which can be processed in the above manner has been 4 inch wafers at a great cost in yield. As a result, the usual wafer size manufactured using the prior art methods is 3
30 inches.

Fig. 1b depicts the result of nonparallel wafer removal. The solid lines in Fig. 1b depict the resulting structure including polycrystalline silicon handle 40, insulation 41, and to-be-formed isolated
35 regions of single crystal semiconductor 21. As shown in Fig. 1a by stop line 45a, ideally the thicknesses of isolated semiconductor regions 21 are uniform across

the width of the wafer. However, as indicated by stop line 45b in Fig. 1b, when handle 42 is removed in a nonparallel fashion, the thickness of isolated semiconductor regions 21 vary greatly over the width of the wafer. Such nonparallel removal is, unfortunately, a standard limitation in prior art processes.

Such prior art techniques for providing dielectrically isolated semiconductor regions are described, for example, in United States Patents No. 4,501,060; 4,056,414; 4,004,046; 3,423,255; 3,832,247; 3,738,883; and 3,913,121.

On the other hand, silicon-on-sapphire processes give good dimensional control, but have performance limitations due to the degradation of electrical properties in comparison to dielectrically isolated silicon. Silicon-on-sapphire processes are described, for example, in "A Comparison of Fine-Dimension Silicon-on-Sapphire and Bulk-Silicon Complementary MOS Devices and Circuits"; Brassington et al., IEEE Transactions on Electron Devices, Vol. ED-32, No. 9, September, 1985, pages 1858-1867; and "The Current Status of Silicon-on-Insulator Technologies--a Comparison", S.L. Partridge, International Electron Device Meeting, 1986, pages 428-430.

However, silicon-on-sapphire has the disadvantage that the single crystal silicon formed on the sapphire substrate is not capable of being fabricated as a good single crystal, with inherent compromises of electrical properties. For example, in SOS devices, junction leakage is on the order of 10 to 100 times that of junction leakages present in bulk silicon.

Another prior art technique is called SIMOX. In the SIMOX process, oxygen atoms are implanted with high energy into a silicon substrate in order to place oxygen atoms horizontally at a selected depth in the silicon substrate. A subsequent heat treatment causes these oxygen atoms to combine with the silicon sub-

strate in order to form a horizontal layer of silicon dioxide insulator. However, a disadvantage of the SIMOX process is severe dislocations within the silicon substrate due to the high energy implantation of oxygen. Another disadvantage is the horizontal dielectric layer generated by the oxygen implant can be only thousands of angstroms in thickness, limiting the isolation to lower electrical voltages.

Another prior art process for forming electrically isolated silicon regions is the zone melt refining (ZMR) process. In ZMR, a polycrystalline layer is deposited on an electrical insulator and an attempt is made to form the polycrystalline into a monocrystalline silicon layer, for example, by heat treatment using a laser. However, the ZMR process does not provide a true monocrystalline silicon layer, but rather relatively small regions of single crystals having grain boundaries which have a deleterious effect on the electrical properties of the layer.

SUMMARY

The disadvantages of the aforementioned prior art processes are eliminated by the present invention where an epitaxial layer is used as an etch stop in a plasma etch process. This epitaxial layer can be as thin as 0.3 micrometers. Thick layers have the disadvantage of using more surface area to isolate than thin layers, and therefore will be less efficient in surface area utilization. In one embodiment, mechanical stops and an epitaxial layer are used in combination for stopping precisely at a desired end point. An additional advantage is that lower cost, scrap wafers or other material may be used in this process to form the handle of the silicon on insulator substrate.

Junctions and epitaxial layers can be preserved in this

process because heat cycles are lower and shorter than those required in prior art dielectric isolation processes.

5 BRIEF DESCRIPTION OF THE DRAWINGS

The drawings illustrate a preferred embodiment of the invention as follows:

Figs. 1a depicts an ideal formation of dielectrically isolated single crystal semiconductor region;

10 Fig. 1b depicts the disadvantages of prior art techniques for forming dielectrically isolated single crystal regions, where backlapping is employed;

Figs. 2a and 2b depict scribe lines on a semiconductor wafer;

15 Figs. 3 through 10a depict one embodiment of a process of this invention;

Figs. 12 through 18a depict an alternative method of this invention;

20 Figs. 19a and 19b depict one method for formation of isolation regions in accordance with the teachings of this invention; and

Figs. 20a through 20c depict the use of the teachings of this invention to perform selective etching of a first region with respect to a second region.

25

DETAILED DESCRIPTION

In the following description, it is assumed that a generalized integrated circuit (e.g. bipolar or "MOS") will be fabricated. In applications where ionizing radiation or other "hostile environments" may be
30 encountered, it is desired that active elements in integrated circuits be dielectrically isolated from each other. This type of isolation improves circuit survival by several times that of its junction isolated
35 counterpart.

The description of the preferred embodiment will cover the development of a dielectrically isolated N or P type silicon film, as desired. The N or P type silicon film is an integral part of this invention in that this layer acts as an etch stop.

Fig. 2a illustrates the scribe line grids on semiconductor wafer 20. Grids 55 are formed in nitride, polycrystalline silicon, or some other suitable material to function as a mechanical stop during a subsequent mechanical backlap operation. Fig. 2b is an edge detail where incomplete die are shown to become solid scribe lines, providing a greater stop area without a decrease in the number of whole die.

Fig. 3 shows a cross section of scribe line grid 55 formed of oxide or nitride on semiconductor substrate 20. In Fig. 4, an epitaxial semiconductor layer 21 is grown on substrate 20. The growth is monocrystalline in areas 21 not covered by oxide or nitride and polycrystalline in areas 56 over the nitride or oxide scribe grid 55. It is essential that the junction between epitaxial layer 21 and substrate 20 be as abrupt as possible, as this difference in dopant concentration is utilized to achieve selectivity in a later etch step. Thus, epitaxial layer 21 is preferably grown to a thickness on the order of .3 to 15 micrometers at low temperatures, preferably below approximately 1000°C. Silane, reduced pressure epitaxy, and molecular beam epitaxy are examples of suitable techniques used for growing epitaxial layer 21, as is well known in the art. A brief polish of surface 19 of layer 21 is performed at this time in order to provide a flat, uniform surface upon which oxide layer 22 (Fig. 5) is to be formed as uniformly as possible. If desired, sub-diffusions (such as a buried collector) are performed at this time, and/or retrograde p wells or n wells (i.e. being more highly doped near surface 19 than deeper within epitaxial layer 21) are conven-

iently formed at this time, since surface 19 will become the bottom of the isolated wells. The use and formation of sub-diffusions and retrograde wells are known to those of ordinary skill in the art.

5 As shown in Fig. 4a, at this time isolation regions 119a through 119d can be formed within epitaxial silicon layer 21 between the single die defined by scribe grid portions 55a and 55b. By the use of isolation region 119a through 119d, which extend
10 through the entire thickness of epitaxial layer 21, individual, dielectrically isolated portions 120a through 120e of epitaxial layer 21 are formed between scribe grid portions 55a and 55b. Isolation regions 119a through 119d are formed, for example, by local
15 oxidation of silicon, using a suitable oxidation mask, such as silicon nitride. Alternatively, isolation regions 119a through 119d are formed by etching trenches, such as by reactive ion etching (RIE) and filling the trenches with a suitable isolation
20 material, such as silicon dioxide or silicon nitride. Naturally, as will be appreciated to those of ordinary skill in the art, any desired number of isolation regions 119a through 119d can be used, thereby providing any desired number of dielectrically isolated
25 single crystal silicon regions 120a through 120e within each of the die contained on a wafer, the individual die being separated by scribe lines 55a and 55b.

In an alternative embodiment of this invention, as depicted by Figs. 5 to 10a, the isolation
30 regions are not formed at this time, but rather are formed after removal of substrate 20, as is described in more detail later.

As shown in Fig. 5, oxide layer 22 is then formed, e.g. to a thickness of about 1000 Å to 10,000 Å
35 by thermal oxidation, the preferred method is the use of high pressure oxidation at or around 700°C in a high pressure oxidation furnace at or around 15 to 25 atmos-

pheres pressure (in steam). This method of oxide growth results in a hydrated oxide containing a relatively high concentration of OH^- .

The "handle" portion of the dielectrically isolated wafer is now formed as shown in Fig. 6. A handle or base wafer 30 (sapphire, alumina or other substrates may be used) is oxidized at or around 700°C in a high pressure oxidation furnace at or around 15 to 25 atmospheres pressure (in steam) to form oxide layer 31 (typically about 1000 Å to 10,000 Å thick), or oxide layer 31 may be eliminated and the attachment to the oxide layer 22 (FIG. 5) may be made directly to handle 30. This attachment is accomplished by placing the surfaces of oxide layer 22 and oxide layer 31 (or the surface of handle 30, if oxide layer 31 is not used) together in a jig, such as is shown in Fig. 7, in contact with each other and heating in a steam oxidizing atmosphere, and a pressure of 15 to 25 atmospheres, at a temperature of 700°C to 1000°C for approximately 30 to 60 minutes. Layer 22 and layer 31 (or layer 30, when oxide layer 31 is not used) thereby become bonded together as shown in Fig. 8. Oxide layer 22 is now attached to oxide layer 31 (or handle substrate 30).

This attachment may also be accomplished by subjecting the wafer of Fig. 5 and the handle of Fig. 6 to a low temperature (typically within the range of approximately 400°C to 900°C) hydration bake of approximately 5 hours in a wet oxidizing ambient, of a type well known for the growth of oxides. This hydration bake causes OH^- groups to be introduced into the surfaces to be joined, and increases the thickness of oxide layers 21 and 31 slightly. The two surfaces 22 and 31 to be joined are then placed on the jig of Fig. 7 in contact with each other and heated to the range of approximately 1050°C to 1200°C in an oxidizing atmosphere (preferably a wet oxidizing atmosphere) for

approximately one hour. Layer 22 and layer 31 thereby become bonded together, as shown in Fig. 8.

If desired, in accordance with the teachings of this invention, the jig (Fig. 7) on which the two surfaces 22 and 31 which are to be joined are placed is essentially an inclined plane 100 with one or more stops 101 located near its lower side. The elements to be joined together are placed on this jig against the one or more stops such that during the joining process they are not rigidly fixed. In this manner, the two surfaces to be joined are relatively free to expand during the joining process, for example, due to thermal expansion.

As shown in Fig. 9, the wafer is polished or "back lapped" to coarsely remove a major portion 20a of substrate 20. Of importance, parallel removal of portion 20a of substrate 20 is not necessary. The mechanical removal is terminated on the first contact to the nitride or oxide layer 55 which, as previously described, serves as a mechanical backlap stop. Of importance, in accordance with the teachings of this invention, it is not necessary to ensure the parallel removal of layer 20 mechanically and to stop uniformly on layer 55. Attempts to do so will lead to "washed out" areas and "dished" areas from excessive mechanical polishing. These problems are well known to those skilled in the art.

As shown in Fig. 10, remaining portions 20b of substrate 20 are then completely removed by plasma etching in an appropriate fluorocarbon based chemical plasma. This results in a plurality of single crystal semiconductor regions 112a through 112d, which are very effectively isolated by oxide layer 22 and oxide regions 56.

By way of example, the following plasma etcher parameters were used to carry out the process of this invention:

5 Drytek Quad R.I.E. Plasma etcher model number 824.

Pressure: 450 millitorr.

Power: 400 watts on a 9.0 inch diameter aluminum electrode with a 4.0 inch wafer.

Bias: 10 volts.

10 Electrode Spacing: 1.75 inches.

Etchants: 20 sccm Freon 12, and 80 sccm chlorine.

The dopant concentration in the substrate was greater than $10E20$ atoms/cc, and the dopant concentration in the epitaxial layer was less than $10E15$ atoms/cc.

As shown in Fig. 11, the RF plasma is preferably introduced through handle substrate 30. It is believed that the current flows easily through the more highly doped substrate 20 (dopant concentrations greater than $10E20$ /cc) and not so easily through the more lightly doped or intrinsic epitaxial layer 21 (dopant concentration less than $10E15$ /cc). It is believed that this differential in current flow causes a charge buildup on the P- or N- or intrinsic layer 21, thereby providing a more favorable (with regard to etching) bias voltage on the more highly doped substrate 20. It has been found that with certain fluorocarbon chemical plasmas (e.g., Freon 12) a polymer film is deposited preferentially on the charged surfaces of layer 21. This polymer deposition effectively stops all etching of layer 21 in the plasma. Thus, a substantially high etching selectivity ratio between layers 21 and layer 20 has been established.

35 An alternative method is to use plasma chemistry to etch and detect epitaxial layer 21 as a stop. Highly doped (e.g. P++) silicon is used as substrate

layer 20 and the fall off in boron concentration is laser or optically detected when the P++ silicon is etched through and the more lightly doped epitaxial layer 21 is reached. In addition, the advantage of using P++ silicon is that heavily doped boron silicon etches about 10 to 20 times faster than lightly doped N type silicon. This etch ratio may be improved by the use of electrical bias on the substrate. The etch rate of P++ silicon in plasma is 1.5 to 2.0 microns/minute. Therefore, the alternative method would be to use a plasma etcher and detect for the loss of the boron signal as the substrate is etched.

Alternatively, as described above, N++ can be substituted for the P++ layer above, and detection of arsenic or antimony may be used. In the case of N++ to N- silicon, an etch ratio of about 15 times can be attained. Specifically, we have found that N++ silicon etches about 15 times faster than N- silicon. The etch rate of N++ in a chlorine plasma is .15 to .35 microns/minute. The conditions for the above operation are the same as above, except that a gas flow of 200 sccm, and a pressure of 600 millitorr were used.

As shown in Fig. 10a, when isolation regions 119a through 119d are not formed earlier, as in the embodiment of Fig. 4a, isolation regions 119a through 119d are now formed within epitaxial silicon layer 21 between the single die defined by scribe grid portions 55a and 55b. Isolation regions 119a through 119d are formed, for example, by local oxidation of silicon, using a suitable oxidation mask, such as silicon nitride. Alternatively, isolation regions 119a through 119d are formed by etching a trench, such as by reactive ion etching (RIE) and filling the trenches with a suitable isolation material, such as silicon dioxide or silicon nitride.

An alternative method shown in Figs. 12 through Fig. 18 will now be described. Fig. 12 shows

the starting substrate 20 with epitaxial layer 21 attached. Fig. 13 shows the wafer after a trench etch (such as reactive ion etching) has been used to form trenches 91a, 91b, and 91c through epitaxial layer 21. As shown in Fig. 13, the sides and bottom of trenches 91a-91c are covered with insulation layer 50 (such as oxide or nitride), and subsequently filled, such as with polycrystalline silicon 56. The surface of epitaxial layer 21 is then lightly polished in order to remove insulation 50 and fill region 56 from the surface areas of epitaxial layer 21. If desired, bottomside processing is performed, such as subdiffusions and retrograde P well or N wells as is known in the art.

As shown in Fig. 13a, in one embodiment isolation regions 119a through 119c are now formed within epitaxial silicon layer 21 between the single die defined by scribe grid portions 55a and 55b. Isolation regions 119a through 119c are formed, for example, by local oxidation of silicon, using a suitable oxidation mask, such as silicon nitride. Alternatively, isolation regions 119a through 119c are formed by etching a trench, such as by reactive ion etching (RIE) and filling the trenches with a suitable isolation material, such as silicon dioxide or silicon nitride. This trench formation and fill may be performed simultaneously with the formation of scribe grid portions 55a, 55b, or may be performed as a separate step.

In an alternative embodiment of this invention, as depicted by Figs. 14 through 18a, isolation regions 119a through 119c are not formed at this time, but rather are formed after removal of substrate 20, as is described in more detail later.

As shown in Fig. 14, oxide layer 22 is formed on the surface of the wafer, preferably at or around 700°C in a high pressure oxidation furnace at or around

15 to 25 atmospheres pressure (in steam). Fig. 15 shows the handle wafer with oxide layer 31, which may be formed in a similar manner as oxide layer 22 of Fig. 14. Fig. 16 depicts the wafer of Fig. 14 and handle of Fig. 15 after bonding, for example using the bonding technique previously described. Fig. 17 depicts the structure of Fig. 16 after a mechanical polish removal step has removed portion 20a of substrate 20, such polish operation stopping upon first reaching insulation region 50 and filler layer 56. Fig. 18 depicts the finished substrate after the selective plasma etch (previously described), which removes the remaining undesired portions of substrate 20.

As shown in Fig. 18a, when isolation regions 119a through 119c are not formed earlier, as in the embodiment of Fig. 13a, isolation regions 119a through 119c are now formed within epitaxial silicon layer 21 between the single die defined by scribe grid portions 55a and 55b. Isolation regions 119a through 119c are formed, for example, by local oxidation of silicon, using a suitable oxidation mask, such as silicon nitride. Alternatively, isolation regions 119a through 119c are formed by etching a trench, such as by reactive ion etching (RIE) and filling the trenches with a suitable isolation material, such as silicon dioxide or silicon nitride.

Figs. 19a and 19b illustrate suitable teachings for the formation of isolation regions in accordance with the various embodiments of this invention (such as regions 119a et al. of Figs. 4a, 10a, 13a, and 18a) for example, either through local oxidation techniques or partial etching and selective oxidation steps. As shown in Fig. 19a, a masking step is employed to define the locations where local oxidation is to take place in order to electrically isolate remaining portions of epitaxial layer 21. For example, a layer 70 of silicon nitride may be employed, typi-

cally 1000 to 2000 Å thick. Silicon nitride layer 70 can be applied by any convenient means, including low pressure chemical vapor deposition, as is well known in the art. A layer of photoresist 71 is then applied to the surface of the wafer and patterned, as is well known in the art, in order to expose those portions of epitaxial layer 21 which are to be oxidized to form oxide isolation regions 72 (Fig. 19b). Portions of nitride layer 70 which are exposed by the patterned layer of photoresist 71 are then removed, for example by plasma etching with a suitable fluorocarbon. The underlying portions of epitaxial layer 21 are now exposed and ready for oxidation. The remaining portions of photoresist layer 71 are removed, and the exposed portions of epitaxial layer 21 are oxidized in order to form oxide isolation region 72 of Fig. 19b. This oxidation step may be performed, for example, by thermal oxidation in wet oxygen at approximately 1000 to 1200°C for several hours. Alternatively, oxide 72 is formed by first removing the portions of epitaxial layer 21 which are exposed by patterned nitride 70 (for example by plasma etching with SF_6), and depositing oxide 72, for example by low pressure chemical vapor deposition, as is well known in the art.

Regardless of how oxide 72 is formed, following formation of oxide 72, the wafer consists of an N type epitaxial layer separated into islands entirely isolated by oxide or any chosen insulator such as silicon nitride. In an alternative embodiment, the isolation regions are formed after formation of epitaxial layer 21 (Fig. 4 or 13) for example by a technique similar to that described above with regard to the embodiment where the isolation regions are formed after joining of the wafer and the handle. Thus, in this alternative embodiment, vertical dielectric isolation regions are formed after the formation of epitaxial layer 21 by masking the surface of epitaxial layer 21

with a nitride layer (not shown) and oxidizing those portions of epitaxial layer 21 which are decided to be converted to dielectric isolation regions.

5 In another embodiment of this invention, the selective etching technique of this invention is used to etch a first region having a first dopant concentration while not etching a second region having a second doping concentration.

One use of this invention is to make narrow
10 regions, for example gate electrodes of FET devices. In this embodiment, a semiconductor layer is masked, and the selective etching techniques used to remove exposed portions of the semiconductor layer. For example, the mask can be used as a dopant mask during
15 an ion implantation step which increases the dopant concentration of the portion of the semiconductor layer which is to be removed.

One embodiment of this technique is shown in the cross-sectional views of Figs. 20a through 20c. As
20 shown in Fig. 20a, a semiconductor substrate 19 is used having a layer of insulation 18 formed thereon. Formed on insulation layer 18 is a layer of polycrystalline silicon 20. A masking layer, such as a layer of photoresist, is applied and then patterned to provide photoresist 23 which protects that portion 22 of polycrystalline silicon layer 20 which is to remain as the gate
25 electrode. The exposed portion of polycrystalline silicon layer 20 is then doped in order to decrease its dopant concentration. The remaining portion of photoresist is then removed, as shown in Fig. 20b. The
30 lightly doped portion 22 can now be removed by use of a diffusion pattern. Using the novel etching technique of this invention, the more highly doped portions of polycrystalline silicon layer 20 are then removed, as
35 shown in Fig. 20c, leaving the more lightly doped portion 22 of polycrystalline silicon layer 20, which then serves as a gate electrode.

The specific embodiments of this invention described in this specification are intended to serve by way of example and are not a limitation of the scope of my invention. Numerous other embodiments of this invention will become apparent to those of ordinary skill in the art in light of the teachings of this invention. The principles of this invention can be used to fabricate dielectrically isolated regions of other than silicon, for example germanium, gallium arsenide, or other semiconductor formed of elements from Groups III and V of the periodic table.

All publications and patent applications are herein incorporated by reference to the same extent as if each individual publication or patent application was specifically and individually indicated to be incorporated by reference. The invention now being fully described, it will be apparent to one of ordinary skill in the art that many changes and modifications can be made thereto without departing from the spirit or scope of the appended claims.

25

30

35

WHAT IS CLAIMED IS:

1. A method for fabricating dielectrically isolated single crystal semiconductor regions utilizing a first and a second substrate, and having first and second surfaces, comprising the steps of:
 - forming a layer of epitaxial semiconductor on said first surface of said first substrate;
 - forming a masking layer on said layer of epitaxial semiconductor to expose selected portions of said layer of epitaxial semiconductor where isolation regions are to be formed;
 - forming isolation regions in said selected substrate where exposed by said masking layer;
 - subsequent to said step of forming isolation regions, forming a dielectric layer on said first surface of said second substrate and/or the surface of said layer of epitaxial semiconductor;
 - joining said layer of epitaxial semiconductor and said first surface of said second substrates together; and
 - removing a selected one of said first and second substrates, leaving said epitaxial layer.
- 25 2. The method as in Claim 1 wherein said masking layer comprises silicon nitride.
- 30 3. The method as in Claim 1 wherein said isolation regions comprise oxide.
4. The method as in Claim 1 wherein said step of joining comprises the step:
 - heating said first and second substrates.
- 35 5. The method as in Claim 4 wherein said heating occurs within the range of approximately 1050°C to 1200°C.

6. The method as in Claim 4 wherein said heating occurs in an oxidizing atmosphere.

5 7. The method as in Claim 4 wherein said heating is preceded by a hydration bake of one or both of said first and second substrates.

10 8. The method as in Claim 7 wherein said hydration bake is performed within the range of approximately 400°C to 900°C.

15 9. The method as in Claim 6 wherein said step of joining is performed under pressure.

10. The method as in Claim 9 wherein said pressure is within the range of approximately 15 to 25 atmospheres.

20 11. The method as in Claim 9 wherein said heating occurs at approximately 700°C.

25 12. The method as in Claim 6 wherein said step of joining occurs in a steam environment.

30 13. The method as in Claim 1 wherein said second substrate is a handle comprising a material selected from the group of materials consisting of semiconductors, insulators, and ceramics.

35 14. The method as in Claim 1 wherein said first substrate comprises a material selected from the group of materials consisting of silicon, germanium, gallium arsenide, and semiconductor compounds formed from elements of Group III and Group V of the periodic table.

15. The method of Claim 1 wherein said step of removing comprises a plasma etch wherein RF energy is introduced into the one of said first and second substrates other than that selected for removal.

5 16. The method of Claim 15 wherein said selected substrate is etched, and said layer of epitaxial semiconductor is not.

10 17. The method of Claim 16 wherein a layer of polymer is deposited by said plasma on said layer of epitaxial semiconductor after said selected substrate is removed, thereby preventing removal of said layer of epitaxial semiconductor.

15 18. The method of Claim 14 wherein said selected substrate is more highly doped than said layer of epitaxial semiconductor.

20 19. The method as in Claim 1 wherein said step of forming isolation region comprises the steps of:

forming a trench in said layer of epitaxial semiconductor;

25 forming a layer of insulation on at least the sides of said trench; and

filling said trench with a filler material.

30 20. The method as in Claim 19 wherein said filler material comprises polycrystalline semiconductor material.

21. The method as in Claim 1 wherein said isolation regions serve to isolate said single crystal semiconductor regions.

5 22. The method as in Claim 21 wherein said isolation regions are also formed on scribe lines between adjacent die formed in said first and second substrates.

10 23. The method as in Claim 1 wherein said step of forming isolation regions comprises the step of oxidation.

15 24. The method as in Claim 1 wherein said step of forming isolation regions comprises the steps of:

forming a trench in said layer of epitaxial semiconductor; and
20 filling said trench with an insulation material.

25 25. A method for fabricating dielectrically isolated single crystal semiconductor regions utilizing a first and a second substrate, and having first and second surfaces, comprising the steps of:

forming a layer of epitaxial semiconductor on said first surface of said first substrate;

30 forming a masking layer on said layer of epitaxial semiconductor to expose selected portions of said layer of epitaxial semiconductor where isolation regions are to be formed;

forming isolation regions in said selected substrate where exposed by said masking layer.

35 forming a dielectric layer on said first surface of said second substrate and/or the surface of said layer of epitaxial semiconductor;

either before or after said step of forming isolation regions, joining said layer of epitaxial semiconductor and said first surface of said second substrates together by placing said first and second substrates in contact in a high pressure oxidizing atmosphere; and

removing a selected one of said first and second substrates, leaving said epitaxial layer.

26. The method as in Claim 25 wherein said high pressure is approximately within the range of 15 to 25 atmospheres.

27. The method as in Claim 25 wherein said oxidizing atmosphere comprises steam.

28. The method as in Claim 25 wherein said step of joining is performed at a temperature of approximately 700°C.

29. The method as in Claim 25 wherein said masking layer comprises silicon nitride.

30. The method as in Claim 25 wherein said isolation regions comprise oxide.

31. The method as in Claim 25 wherein said step of joining is preceded by a hydration bake of one or both of said first and second substrates.

32. The method as in Claim 31 wherein said hydration bake is performed within the range of approximately 400°C to 900°C.

33. The method as in Claim 25 wherein said second substrate is a handle comprising a material selected from the group of materials consisting of semiconductors, insulators, and ceramics.

5

34. The method as in Claim 25 wherein said first substrate comprises a material selected from the group of materials consisting of silicon, germanium, gallium arsenide, and semiconductor compounds formed from elements of Group III and Group V of the periodic table.

10

35. The method of Claim 25 wherein said step of removing comprises a plasma etch wherein RF energy is introduced into the one of said first and second substrates other than that selected for removal.

15

36. The method of Claim 35 wherein said selected substrate is etched, and said layer of epitaxial semiconductor is not.

20

37. The method of Claim 36 wherein a layer of polymer is deposited by said plasma on said layer of epitaxial semiconductor after said selected substrate is removed, thereby preventing removal of said layer of epitaxial semiconductor.

25

38. The method of Claim 35 wherein said selected substrate is more highly doped than said layer of epitaxial semiconductor.

30

39. The method as in Claim 25 wherein said step of forming isolation region comprises the steps of:

35

forming a trench in said layer of epitaxial semiconductor;

forming a layer of insulation on at least the sides of said trench; and filling said trench with a filler material.

40. The method as in Claim 39 wherein said filler material comprises polycrystalline semiconductor material.

41. The method as in Claim 25 wherein said isolation regions are also formed on scribe lines between adjacent die formed in said first and second substrates.

42. The method as in Claim 41 wherein said isolation regions are also formed on scribe lines between adjacent die formed in said first and second substrates.

43. The method as in Claim 25 wherein said step of forming isolation regions comprises the step of oxidation.

44. The method as in Claim 25 wherein said step of forming isolation regions comprises the steps of:

forming a trench in said layer of epitaxial semiconductor; and filling said trench with an insulation material.

45. A method for fabricating dielectrically isolated single crystal semiconductor regions utilizing a first and a second substrate, and having first and second surfaces, comprising the steps of:

forming a layer of epitaxial semiconductor on said first surface of said first substrate;

forming a masking layer on said layer of epitaxial semiconductor to expose selected portions of said layer of epitaxial semiconductor where isolation regions are to be formed;

5 forming isolation regions in said selected substrate where exposed by said masking layer.

 forming a dielectric layer on said first surface of said second substrate and/or the surface of said layer of epitaxial semiconductor;

10 either before or after said step of forming isolation regions, joining said layer of epitaxial semiconductor and said first surface of said second substrates together; and

 removing a selected one of said first and
15 second substrates, leaving said epitaxial layer, by a plasma etch wherein RF energy is introduced into the one of said first and second substrates other than that selected for removal such that said selected substrate is etched, and said layer of epitaxial semiconductor is
20 not.

46. The method as in Claim 45 wherein said masking layer comprises silicon nitride.

25 47. The method as in Claim 45 wherein said isolation regions comprise oxide.

 48. The method as in Claim 45 wherein said
30 second substrate is a handle comprising a material selected from the group of materials consisting of semiconductors, insulators, and ceramics.

 49. The method as in Claim 45 wherein said
35 first substrate comprises a material selected from the group of materials consisting of silicon, germanium,

gallium arsenide, and semiconductor compounds formed from elements of Group III and Group V of the periodic table.

5 50. The method of Claim 45 wherein a layer of polymer is deposited by said plasma on said layer of epitaxial semiconductor after said selected substrate is removed, thereby preventing removal of said layer of epitaxial semiconductor.

10 51. The method of Claim 45 wherein said selected substrate is more highly doped than said layer of epitaxial semiconductor.

15 52. The method for selectively etching a first semiconductor layer having a first dopant concentration while substantially not etching a second semiconductor layer having a second dopant concentration less than said first dopant concentration comprising
20 the step of using an RF plasma comprising a gas selected such that said first semiconductor layer is etched by said plasma and said plasma deposits a layer of masking material on said second semiconductor layer.

25 53. The method of Claim 52 wherein said gas comprises Freon 12.

54. The method for forming a narrow region of material comprising the steps of:

30 forming a layer of material;
forming a masking layer on said layer of material;

selectively etching a first portion of said layer of material exposed by said masking layer, said first portion having a first dopant concentration, and not etching a second portion of said layer of material which is masked by said masking layer, said
35

second portion having a second dopant concentration less than said first dopant concentration, using an RF plasma comprising a gas selected such that said first portion is etched by said plasma and said plasma deposits a layer of masking material on said second portion.

55. The method as in Claim 54 wherein said material comprises polycrystalline or monocrystalline silicon.

56. The method as in Claim 54 wherein said masking layer serves as a dopant mask for doping said first portion prior to etching.

57. The method as in Claim 54 wherein said gas comprises Freon 12.

58. The method as in Claim 54 wherein said narrow region of material serves as the gate of a field effect transistor.

59. The method for joining two semiconductor substrates comprising the steps of:
placing said two semiconductor elements in contact;
subjecting said first and second semiconductor substrates to a high pressure oxidizing atmosphere.

60. The method as in Claim 59 wherein said high pressure is within the range of approximately 15 to 25 atmospheres.

61. The method as in Claim 59 wherein said oxidizing atmosphere comprises steam.

62. The method as in Claim 59 wherein said oxidizing atmosphere has a temperature of approximately 700°C.

5

10

15

20

25

30

35




Figure 1a Ideal parallel wafer removal




Figure 1b Result of non-parallel wafer removal




Figure 2a Scribe line grid cross-sections




Figure 2b Wafer edge detail.
Incomplete die become solid scribe line.




Figure 3 Cross-section of grid

3/14




Figure 4




fig. 4a

4/14




Figure 5




Figure 6

5/14




Figure 7

6/14




Figure 8







Figure 9

7/14




8/14



Figure

11



Figure

12




Figure 13






Figure 13a

10/14




Figure

14




Figure

15



Figure

16



Figure

17




Figure 18.






Figure 18a






Figure

20b



Figure

20c



INTERNATIONAL SEARCH REPORT

International Application No. PCT/US88/00241

I. CLASSIFICATION OF SUBJECT MATTER (if several classification symbols apply, indicate all) ⁶ According to International Patent Classification (IPC) or to both National Classification and IPC IPC ⁴ : H01L 21/306 U.S. CL: 437/228																	
II. FIELDS SEARCHED <div style="text-align: right; font-size: small;">Minimum Documentation Searched ⁷</div> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <th style="width: 25%; padding: 5px;">Classification System</th> <th style="padding: 5px;">Classification Symbols</th> </tr> <tr> <td style="padding: 5px; vertical-align: top;">U.S.</td> <td style="padding: 5px;">437/225,228,247,248,62,81,38,39,40,41,61,62,70,156/643,653,657,148/Dig135,Dig135,Dig212</td> </tr> </table> <div style="text-align: center; font-size: x-small; margin-top: 5px;">Documentation Searched other than Minimum Documentation to the extent that such Documents are included in the Fields Searched ⁸</div>			Classification System	Classification Symbols	U.S.	437/225,228,247,248,62,81,38,39,40,41,61,62,70,156/643,653,657,148/Dig135,Dig135,Dig212											
Classification System	Classification Symbols																
U.S.	437/225,228,247,248,62,81,38,39,40,41,61,62,70,156/643,653,657,148/Dig135,Dig135,Dig212																
III. DOCUMENTS CONSIDERED TO BE RELEVANT ⁹ <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <th style="width: 10%; padding: 5px;">Category [*]</th> <th style="width: 70%; padding: 5px;">Citation of Document, ¹¹ with indication, where appropriate, of the relevant passages ¹²</th> <th style="width: 20%; padding: 5px;">Relevant to Claim No. ¹³</th> </tr> <tr> <td style="text-align: center; vertical-align: top; padding: 5px;">Y</td> <td style="padding: 5px;">US,A, 3769562, (Bean) 30 October 1973 See the entire document</td> <td style="text-align: center; vertical-align: top; padding: 5px;">1-62</td> </tr> <tr> <td style="text-align: center; vertical-align: top; padding: 5px;">Y</td> <td style="padding: 5px;">US,A, 3,997,381 (Wanlass) 14 December 1976 See the entire document.</td> <td style="text-align: center; vertical-align: top; padding: 5px;">1-62</td> </tr> <tr> <td style="text-align: center; vertical-align: top; padding: 5px;">Y,P</td> <td style="padding: 5px;">US,A, 4,648,936 (Ashby et al) 10 March 1987 See the entire document.</td> <td style="text-align: center; vertical-align: top; padding: 5px;">1-62</td> </tr> <tr> <td style="text-align: center; vertical-align: top; padding: 5px;">A</td> <td style="padding: 5px;">US,A, 4,691,779 (Abernathey et al) 22 July 1986. See the entire document.</td> <td style="text-align: center; vertical-align: top; padding: 5px;">1-62</td> </tr> </table>			Category [*]	Citation of Document, ¹¹ with indication, where appropriate, of the relevant passages ¹²	Relevant to Claim No. ¹³	Y	US,A, 3769562, (Bean) 30 October 1973 See the entire document	1-62	Y	US,A, 3,997,381 (Wanlass) 14 December 1976 See the entire document.	1-62	Y,P	US,A, 4,648,936 (Ashby et al) 10 March 1987 See the entire document.	1-62	A	US,A, 4,691,779 (Abernathey et al) 22 July 1986. See the entire document.	1-62
Category [*]	Citation of Document, ¹¹ with indication, where appropriate, of the relevant passages ¹²	Relevant to Claim No. ¹³															
Y	US,A, 3769562, (Bean) 30 October 1973 See the entire document	1-62															
Y	US,A, 3,997,381 (Wanlass) 14 December 1976 See the entire document.	1-62															
Y,P	US,A, 4,648,936 (Ashby et al) 10 March 1987 See the entire document.	1-62															
A	US,A, 4,691,779 (Abernathey et al) 22 July 1986. See the entire document.	1-62															
<div style="display: flex; justify-content: space-between; font-size: x-small;"> <div style="width: 45%;"> <p>[*] Special categories of cited documents: ¹⁰</p> <p>"A" document defining the general state of the art which is not considered to be of particular relevance</p> <p>"E" earlier document but published on or after the international filing date</p> <p>"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)</p> <p>"O" document referring to an oral disclosure, use, exhibition or other means</p> <p>"P" document published prior to the international filing date but later than the priority date claimed</p> </div> <div style="width: 45%;"> <p>"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention</p> <p>"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step</p> <p>"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art</p> <p>"&" document member of the same patent family</p> </div> </div>																	
IV. CERTIFICATION <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%; padding: 5px;"> Date of the Actual Completion of the International Search <div style="text-align: center; font-size: large;">30 May 1988</div> </td> <td style="width: 50%; padding: 5px;"> Date of Mailing of this International Search Report <div style="text-align: center; font-size: large;">28 JUN 1988</div> </td> </tr> <tr> <td style="padding: 5px;"> International Searching Authority <div style="text-align: center; font-size: large;">ISA/US</div> </td> <td style="padding: 5px;"> Signature of Authorized Officer Kevin McAndrews </td> </tr> </table>			Date of the Actual Completion of the International Search <div style="text-align: center; font-size: large;">30 May 1988</div>	Date of Mailing of this International Search Report <div style="text-align: center; font-size: large;">28 JUN 1988</div>	International Searching Authority <div style="text-align: center; font-size: large;">ISA/US</div>	Signature of Authorized Officer Kevin McAndrews											
Date of the Actual Completion of the International Search <div style="text-align: center; font-size: large;">30 May 1988</div>	Date of Mailing of this International Search Report <div style="text-align: center; font-size: large;">28 JUN 1988</div>																
International Searching Authority <div style="text-align: center; font-size: large;">ISA/US</div>	Signature of Authorized Officer Kevin McAndrews																

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ **BLACK BORDERS**
- ☐ **IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- ☐ **FADED TEXT OR DRAWING**
- ☐ **BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- ☐ **SKEWED/SLANTED IMAGES**
- ☐ **COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- ☐ **GRAY SCALE DOCUMENTS**
- ☐ **LINES OR MARKS ON ORIGINAL DOCUMENT**
- ☐ **REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- ☐ **OTHER:** _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.

THIS PAGE BLANK (USPTO)